


## CFC-500 TFLOP Flight Computer / Payload Processor



(CFC-500-4 shown with mounting tabs)



Innoflight's Trillion Floating-point Operations Per second (TFLOP) computer is a next-generation flight computer and/or payload processor designed with a scalable hybrid architecture to provide a mixture of:

- High-reliability operation based on rad-tolerant electronics parts
- High-performance operation based on the latest COTS technology

TFLOP has many possible applications, including the following: high-reliability C&DH processor, high-performance payload data processor, high-assurance end cryptographic unit (ECU) with built-in cyber protection, or all of the above in one unit. TFLOP interfaces can be customized to facilitate high-performance algorithms on-orbit, i.e. image processing, image compression, data volume reduction, and potentially novel autonomous functions, with sensor input from high-resolution cameras, focal plane arrays (FPA), radars, and more.

Specification	Value				Comment	
Supply Voltage	Unregulated 20 VDC to 36 VDC or Regulated 5.0 VDC				--	
Accelerator Options	-1	-2	-3	-4	Number of GPU hardware accelerators is scalable. >4 is available upon request.	
Compute (GFLOPS)	320	640	970	1290		
Power (W):	Low	< 1	< 1	< 1	< 1	TFLOP can be programmed to adjust its performance and power dynamically based upon mission needs.
	Typical	15	23	30	38	
	Maximum	33	47	62	76	
Dimensions (mm)	180 x 90 x 35		180 x 90 x 50		Includes enclosure designed for EMI and Thermal	
Mass	≤ 525 gram		≤ 750 gram		Includes full enclosure	
Operating Temperature	-40° to +85° C				Temperature limits at the mounting interface	
Random Vibration Level	NASA GEVS				Conforms to NASA General Environmental Verification Standard, GSFC-STD-7000	
Operating Pressure	Hard vacuum				--	
Radiation Tolerance	Designed for LEO missions				--	
High-Reliability Platform	<ul style="list-style-type: none"> <li>• Rad-Tolerant FPGA w/LEON3FT CPU</li> <li>• 32 GB NAND flash w/ TMR controller</li> <li>• 8 MB MRAM</li> </ul>				The MRAM is shared between the high-reliability and high-performance components	
High-Performance Platform	<ul style="list-style-type: none"> <li>• NVIDIA Tegra SoC:               <ul style="list-style-type: none"> <li>○ ARM Cortex-A15 (Quad-Core + Low Power Core) up to 2.32 GHz</li> <li>○ Kepler GPU, 192 cores up to 950 MHz</li> <li>○ 16 Gb DDR3L</li> <li>○ 16 GB eMMC 4.51 (iNAND flash)</li> </ul> </li> <li>• Xilinx Ultrascale+ FPGA               <ul style="list-style-type: none"> <li>○ 4 Gb DDR3L</li> </ul> </li> </ul>				Offered with light-weight Linux BSP including CUDA run-time environment. Cross-compilation required. <ul style="list-style-type: none"> <li>• Optional Innoflight S/W Development Kit recommended for native CUDA and clustering compilation support.</li> <li>• Includes Innoflight's CyberDog™ multi-layer cyber-protection capabilities</li> </ul>	
I/O	<ul style="list-style-type: none"> <li>• SpaceWire / SpaceFibre</li> <li>• MIL-STD-1553</li> <li>• Camera Link</li> <li>• PCIe Gen 2 (x4)/Aurora</li> <li>• UART, SPI, I2C, CAN</li> <li>• Rapid IO</li> <li>• Ethernet/SGMII</li> <li>• XAUI</li> <li>• USB 3.0</li> <li>• SFPDP</li> </ul>				TFLOP interfaces can be customized by customer-based on-mission requirements and system applications. Sensor examples: <ul style="list-style-type: none"> <li>• Camera               <ul style="list-style-type: none"> <li>○ SpaceWire, Camera Link, UART, SPI, I2C</li> </ul> </li> <li>• Focal Plane Array               <ul style="list-style-type: none"> <li>○ MIL-STD-1553, SFPDP, UART, SPI, I2C</li> </ul> </li> <li>• Synthetic Aperture Radar               <ul style="list-style-type: none"> <li>○ Rapid IO, XAUI, UART, SPI, I2C</li> </ul> </li> </ul>	